Circuit diagrams, reportedly for the iPhone 18 Pro, suggest the A20 Pro chip may incorporate seven GPU cores, an increase of one core compared to its predecessor. The diagrams also point to a faster memory interface for the new chip.
The leaked diagrams indicate that the A20 Pro chip will retain a six-core CPU configuration, consisting of two high-performance cores and four efficiency cores. However, the L2 cache for the efficiency cores is expected to increase from 6 MB to 8 MB, while the L2 cache for the high-performance cores will remain at 16 MB.
The information is derived from images of circuit board diagrams, not the A20 Pro chip itself. Analysts inferred the chip's architecture and power based on the layout and solder-ball positions, concluding that a seven-core GPU configuration is the most plausible arrangement among several possibilities.
Previous reports from Fixed Focus Digital suggested the A20 Pro chip could be 18% faster than its predecessor and offer 30% better power efficiency. These figures, combined with the new structural inferences, paint a picture of potential performance gains.
While the leaker has a track record, the conclusions drawn from indirect inferences of solder diagrams are considered informed guesses. The information should be viewed as plausible but not definitive, given the nature of the source material.
✨ This summary was generated by AI from the outlets' reporting listed below. It is not independently verified and may contain errors — check the original sources. How BrevFeed works →
One email each morning: the day's tech stories, clustered across outlets and summarized. No account needed.
One email a day. Unsubscribe in one click, any time.
Spend a few minutes, get the whole day. Every topic's top stories in one hands-free rundown — listen, watch, or read the transcript.
▶ Play today's briefNew every morning, and the back catalogue is archived by date.
Leaked circuit diagrams for the upcoming iPhone 18 Pro suggest the A20 Pro chip could include seven GPU cores and a faster memory interface. These inferences, based on solder diagrams, also indicate an increased L2 cache for the efficiency cores.